ABSTRACT
INTRODUCTION
Low temperature crystallization of amorphous silicon (aSi) thin film has attracted considerable attention because of its potential applications to large area electronics on inexpensive glass substrates. Thin-film transistors (TFTs) built on metal-induced laterally crystallized (MILC) polycrystalline silicon (poly-Si) have been shown to exhibit high carrier mobility, good device uniformity and simple fabrication process. They can be used to realize active-matrices [1, 2] for flat-panel display and image sensor applications [3] [4] [5] [6] [7] . Two popular implementations are (Fig. 1a) MILC with nickel (Ni) coverage self-aligned to the edges of a TFT channel [6] and (Fig. 1b) unilateral crystallization with the definition of an extra Ni window [8, 9] . Compared to the former, the latter requires an additional photolithography step and a much longer crystallization time, but results in better material quality and device performance.
A new implementation scheme (Fig. 1c) , leading to peripherally crystallized polycrystalline silicon (PCP), is presently proposed. While largely retaining the material and device advantages of unilaterally crystallized polycrystalline silicon (poly-Si), PCP requires no extra photolithography step for defining any Ni window and a short crystallization time comparable to the self-aligned MILC scheme.
Fabrication of PCP TFT
The realization of PCP starts with sequential depositions of low-temperature oxide (LTO) on a-Si. This is followed by the definition of an LTO Ni mask after the usual active-island photolithography step. Ni is subsequently deposited and crystallization induced at 550 o C. Since MILC proceeds from the entire periphery of an island (Fig.  2a) , the time required for its complete crystallization is significantly reduced compared to that required by the unilateral crystallization scheme. Active islands are formed by removing all exposed silicon outside the LTOcovered region. Shown in Figure 2b is a PCP island after wet etching the top 25nm of silicon. The grain texture is enhanced and 2-7µm crystal grain can be observed. The crystallization time for wider transistors can be reduced by dividing the channels into a collection of narrower channels, as schematically shown in Figure 3 .
Figure 3. Schematic of a wide channel formed by combining three narrower PCP channels.
Following the active island definition, LTO was deposited as gate oxide. Subsequently, poly-Si was deposited as gate electrode, which was followed by gate patterning, self-aligned gate, source and drain implantation, and subsequent dopant activation. An LTO insulation layer was deposited before opening contact holes and forming aluminum electrodes. The schematic cross section of a completed PCP TFT is shown in Figure 4 . Relevant geometric and process parameters of the PCP TFTs are summarized in Table I . 
Results and Discussion
The threshold voltage (V th ) of PCP TFT is found to depend on TFT channel width (W), as shown in Figure 5 . This dependence originates from charge traps in the continuous longitudinal grain boundary, located in the middle of the channel and runs from the source to the drain. It can be advantageously used to adjust the V th of PCP TFTs. If the dependence is considered undesirable, it can be reduced by channel doping or laser annealing. Because of the absence of such longitudinal grain boundary in unilaterally crystallized poly-Si, similar dependence is not observed in the corresponding TFTs. With an additional mask, an auxiliary bottom gate (Fig. 4) can be implemented to improve the control of transistor behavior. A constant bias is applied to the bottom gate to provide a desired shift to V th . 
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between the channel and the bottom gate can be made small by thickening the bottom insulator (Table 1) .
Electrically biasing the bottom gate is a more flexible way of controlling V th . This leads to process simplification by eliminating the photolithography steps required for different threshold-adjust implants. The dependence of the transfer characteristics on bottom gate bias is shown in Figure 6 . A V th shift of about 5V is achieved. Furthermore, by turning off the "back channel" leakage path, a ~10 times reduction in the off-current (I off ) is obtained.
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Top Gate Voltage (V) As a demonstration of the utility of the bottom gate bias, typical voltage transfer characteristics of an inverter using n-type pull-down and p-type pull-up TFTs are shown in Figure 7 . At a bottom gate bias of 0V, the transfer characteristic is not symmetrical. Clearly, the symmetry can be improved by maintaining 0V for the bottom gate of the n-type TFT but applying a negative voltage to the bottom gate of the p-type TFT.
Typical transfer characteristics of n-and p-type TFTs are shown in Figure 8 . The bottom gate is biased at 0V. Respective field-effect mobility values (µ FE ) of ~87cm 2 /Vs and ~61cm 2 /Vs are obtained for electrons and holes. An on-current (I on ) to I off ratio of over ~10 7 is obtained, at a drain bias (V d ) of 5V. Further decrease in I off and increase in on-off ratio can be realized using an alternative device structure, as shown in Figure 9 for single-and double-gate TFTs with equivalent W and channel length (L). Not surprisingly, I off of a double-gate TFT shows reduced dependence on V d , particularly for V d > 8V. Typical output characteristics of n-and p-type TFTs are shown in Figure 10 . At "equal magnitude" gate bias (V g ) and V d , the output current of an n-type TFT is ~3 times higher than that of a p-type TFT with identical geometries. Part of the enhancement is due to the higher electron µ FE , and the rest is due to the smaller magnitude of V th of an ntype TFT. Parameter variation is of great concern for poly-Si TFTs. The cumulative distributions of I on and I off are shown in Figure 11 . The respective standard deviations are 10.3% and 18.9%.
Conclusion
A new MILC scheme is presently proposed to realize metal-induced, peripherally crystallized polycrystalline silicon. This process retains the material and device advantages of unilateral MILC polycrystalline silicon, but requires a short crystallization time comparable to that of the self-aligned MILC scheme and no extra photolithography step. A bottom gate device structure is proposed to simplify processing and provide flexibility for threshold voltage control.
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